CLAIMS

What is claimed is:

- 1. A memory array comprising:
 - a. a bitline; and
 - b. a plurality of memory cells, each of the plurality of memory cells having:
 - i. a configuration bit terminal;
 - ii. a pair of cross-coupled inverters having first and second bit nodes, wherein one of the first and second bit nodes is connected to the configuration bit terminal;
 - iii. an access transistor having a first currentcarrying terminal connected to the bitline, a second current-carrying terminal connected to the first bit node, and an access-transistor control terminal; and
 - iv. a memory transistor having a first currentcarrying terminal connected to one of the first and second bit nodes, a second current-carrying terminal connected to a power supply node, and a memory-transistor control terminal.
- 2. The memory array of claim 1, further comprising a second configuration bit terminal connected to the first bit node, wherein the first-mentioned configuration bit terminal connects to the second bit node.
- 3. The memory array of claim 1, further comprising a configurable resource connected to the configuration bit terminal, the configuration terminal transmitting a configuration voltage to the configurable resource.
- 4. The memory array of claim 1, the access-transistor control terminal receiving at least one of a read control signal and a write control signal.

5. The memory array of claim 1, each of the plurality of memory cells further including a programmable interconnection interposed between the first current-carrying terminal of the memory transistor and at least one of the first and second bit nodes.

- 6. The memory array of claim 5, wherein each of the plurality of the memory cells further includes a mask-programmable interconnect providing the programmable interconnection.
- 7. The memory array of claim 5, wherein in a first set of the plurality of memory cells the first current-carrying terminal of the memory transistor connects to the first bit node via the programmable interconnection, and wherein in a second set of the plurality of memory cells the first current-carrying terminal of the memory transistor connects to the second bit node via the programmable interconnection.
- 8. The memory array of claim 1, each of the plurality of memory cells further including a programmable interconnection interposed between the second current-carrying terminal of the memory transistor and at least one of first and second power supply nodes.
- 9. The memory array of claim 8, wherein each of the plurality of the memory cells further includes a mask-programmable interconnect providing the programmable interconnection.
- 10. The memory array of claim 8, wherein in a first set of the plurality of memory cells the second current-carrying terminal of the memory transistor connects to the first power supply node via the programmable interconnection, and wherein in a second set of the plurality of memory

cells the second current-carrying terminal of the memory transistor connects to the second power supply node via the programmable interconnection.

- 11. The memory array of claim 8, wherein the first power supply node is VDD and the second power supply node is ground.
- 12. The memory array of claim 1, wherein the cross-coupled pair of inverters is part of a static random-access memory (SRAM) cell.
- 13. The memory array of claim 1, wherein the memory transistor is part of a read-only memory (ROM) cell.
- 14. The memory array of claim 1, wherein the memory array is part of a configuration memory of a programmable logic device.
- 15. The memory array of claim 1, further comprising a memory control terminal connected to the memory transistor control terminals, the memory control terminal having first and second states, wherein the first state configures the memory cells as read-only memory (ROM) and the second state configures the memory cells as random-access memory (RAM).
- 16. The memory array of claim 15, wherein the circuit is part of a configuration memory of a programmable logic device, and wherein the first state of the memory control terminal renders the programmable logic device an application specific circuit (ASIC).
- 17. The memory array of claim 1, wherein the power supply node is ground.

18. A method comprising:

a. generating a mask program representative of an application-specific design;

- b. mask programming the application-specific design into a programmable logic device to instantiate an application-specific circuit in the programmable logic device;
- c. disabling the application-specific circuit in the programmable logic device; and
- d. applying, while the application-specific circuit is disabled, a set of test vectors to the programmable logic device.
- 19. The method of claim 18, wherein the set of test vectors is representative of a set of test circuits, and wherein the set of test circuits is instantiated on the programmable logic device.
- 20. The method of claim 19, wherein the application-specific circuit is instantiated in configurable resources of the programmable logic device, and wherein the test circuits are instantiated in the configurable resources.
- 21. The method of claim 18, wherein the set of test vectors is a set of generic test vectors developed for the programmable logic device.

22. A circuit comprising:

- a. a plurality of memory cells, each memory cell supporting a random-access memory mode and a readonly memory mode;
- b. wherein each memory cell includes a mode switch selecting one of the random-access memory mode or the read-only memory mode.

23. The circuit of claim 22, further comprising an array of configurable logic resources connected to the memory cells.

- 24. The circuit of claim 22, wherein each memory cell includes a random-access memory cell and a read-only memory cell.
- 25. The circuit of claim 24, wherein the read-only memory cells are mask programmable.
- 26. A programmable logic device comprising:
 - a. configurable logic resources having a plurality of configuration bit terminals; and
 - b. a plurality of memory cells, each memory cell including:
 - a configuration bit node connected to one of the plurality of configuration bit terminals of the configurable logic resources and providing a configuration-bit signal;
 - ii. a random-access memory element;
 - iii. a read-only memory element; and
 - iv. at least one memory control terminal selecting one of the random-access memory element and the read-only memory element to control the configuration-bit signal.
- 27. The programmable logic device of claim 26, wherein the read-only memory element is mask programmed.
- 28. The programmable logic device of claim 26, wherein the random-access memory element is a static random-access memory element.